Author of the publication

Diagnosing Cell Internal Defects Using Analog Simulation-Based Fault Models.

, , , , , , , , and . ATS, page 318-323. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On Methods to Improve Location Based Logic Diagnosis., , , and . VLSI Design, page 181-187. IEEE Computer Society, (2006)A case study for using dynamic partitioning based solution in volume diagnosis., , , , , and . DATE, page 1001-1002. IEEE, (2018)Employing the STDF V4-2007 Standard for Scan Test Data Logging., , , , , and . IEEE Des. Test, 29 (6): 91-99 (2012)On Testing of Interconnect Open Defects in Combinational Logic Circuits with Stems of Large Fanout., , , , and . ITC, page 83-89. IEEE Computer Society, (2002)Scan Chain Diagnosis Based on Unsupervised Machine Learning., , , , , and . ATS, page 225-230. IEEE Computer Society, (2017)Hyperactive Faults Dictionary to Increase Diagnosis Throughput., , , , , and . ATS, page 173-178. IEEE Computer Society, (2008)Diagnosis of Multiple Faults Based on Fault-Tuple Equivalence Tree., , , , and . DFT, page 217-225. IEEE Computer Society, (2011)Diagnosing timing related cell internal defects for FinFET technology., , , , and . VLSI-DAT, page 1-4. IEEE, (2015)Using Volume Cell-aware Diagnosis Results to Improve Physical Failure Analysis Efficiency., , , , , , , and . ITC, page 1-4. IEEE, (2020)On Using Design Partitioning to Reduce Diagnosis Memory Footprint., , , , and . Asian Test Symposium, page 219-225. IEEE Computer Society, (2011)