Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Power Aware Mapping of Real-Time Tasks to Multiprocessors., , , and . Handbook of Parallel Computing, Chapman and Hall/CRC, (2007)COMeT+: Continuous Online Memory Testing with Multi-Threading Extension., , and . IEEE Trans. Computers, 63 (7): 1668-1681 (2014)Implications of Memory Interference for Composed HPC Applications., , , and . MEMSYS, page 95-97. ACM, (2015)A quantitative evaluation of unified memory in GPUs., , , , and . J. Supercomput., 76 (4): 2958-2985 (2020)Detecting bugs in register allocation., , and . ACM Trans. Program. Lang. Syst., 32 (4): 15:1-15:36 (2010)Preface., and . Comput. Lang. Syst. Struct., 34 (4): 151-152 (2008)Artifact Evaluation: Is It a Real Incentive?, and . eScience, page 488-489. IEEE Computer Society, (2017)Tdb: a source-level debugger for dynamically translated programs., , and . AADEBUG, page 123-132. ACM, (2005)Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators., and . DAC, page 744-749. ACM, (2009)Catching and Identifying Bugs in Register Allocation., , and . SAS, volume 4134 of Lecture Notes in Computer Science, page 281-300. Springer, (2006)