( en | de | ru )

 

Disambiguation of "Jourdan, Stéphan"

Author of the publication

copydeleteadd this publication to your clipboard
An Exploration of Instruction Fetch Requirement in Out-of-Order Superscalar Processors.

, , and . Int. J. Parallel Program., 29 (1): 35-58 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Manfred Jourdan

Martin Jourdan

Cornelia Jourdan

Siegfried Jourdan

Muriel Jourdan

 

Other publications of authors with the same name

The effects of mispredicted-path execution on branch prediction structures., , , and . IEEE PACT, page 58-67. IEEE Computer Society, (1996)An Exploration of Instruction Fetch Requirement in Out-of-Order Superscalar Processors., , and . Int. J. Parallel Program., 29 (1): 35-58 (2001)Exploring Configurations of Functional Units in an Out-of-Order Superscalar Processor., , and . ISCA, page 117-125. ACM, (1995)eXtended Block Cache., , , , , and . HPCA, page 61-70. IEEE Computer Society, (2000)Haswell: The Fourth-Generation Intel Core Processor., , , , , , , , , and 11 other author(s). IEEE Micro, 34 (2): 6-20 (2014)A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification., , , , and . MICRO, page 216-225. ACM/IEEE Computer Society, (1998)Speculation Techniques for Improving Load Related Instruction Scheduling., , , and . ISCA, page 42-53. IEEE Computer Society, (1999)Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors., , and . IEEE PACT, page 2-10. IEEE Computer Society, (1999)Transitioning the Intel® next generation microarchitectures (nehalem and westmere) into the mainstream., and . Hot Chips Symposium, page 1-18. IEEE, (2009)Multiple-Block Ahead Branch Predictors., , , and . ASPLOS, page 116-127. ACM Press, (1996)