( en | de | ru )

 

Disambiguation of "Fibich, Christian"

Author of the publication

copydeleteadd this publication to your clipboard
A netlist-level fault-injection tool for FPGAs.

, , , , and . Elektrotech. Informationstechnik, 132 (6): 274-281 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Peter Fibich

Klaus Fibich

Wolfgang Fibich

Ernst Rudolf Christian Fibich

Herta Fibich

 

Other publications of authors with the same name

Characterization of Interconnect Fault Effects in SRAM-based FPGAs., , and . DDECS, page 65-68. IEEE, (2023)Preliminary Evaluation of High-level Synthesis Tools - Xilinx Vivado and PandA Bambu., , , , , and . SIES, page 1-4. IEEE, (2018)Open-Source Ethernet MAC IP Cores for FPGAs: Overview and Evaluation., , , and . Int. J. Reconfigurable Comput., (2023)Reliability-Enhanced High-Level Synthesis using Memory Profiling and Fault Injection., , and . ISIE, page 1363-1370. IEEE, (2019)FIJI: Fault InJection Instrumenter., , , , , and . EURASIP J. Embed. Syst., 2019 (1): 2 (2019)Evaluation of Open-Source Linear Algebra Libraries in Embedded Applications., , , , , , , and . MECO, page 1-6. IEEE, (2019)HLshield: a reliability enhancement framework for high-level synthesis., , and . SIES, page 1-10. IEEE, (2017)Vulnerability analysis of storage elements in HLS-generated designs using high-level profiling., , and . ICSRS, page 190-194. IEEE, (2017)A netlist-level fault-injection tool for FPGAs., , , , and . Elektrotech. Informationstechnik, 132 (6): 274-281 (2015)Evaluation of Open-Source Linear Algebra Libraries targeting ARM and RISC-V Architectures., , , and . FedCSIS, volume 21 of Annals of Computer Science and Information Systems, page 663-672. (2020)