Author of the publication

Generalised Spatial Modulation with LR-aided K-best Decoder for MIMO Systems

, , , and . Signal Processing: An International Journal (SPIJ), 12 (1): 1-18 (April 2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

18Gbps, 50mW reconfigurable multi-mode SHA Hashing accelerator in 45nm CMOS., , , , , , , , , and . ESSCIRC, page 210-213. IEEE, (2010)A 260mV 468GOPS/W 256b 4-way to 32-way vector shifter with permute-assisted skip in 22nm tri-gate CMOS., , , , , , and . ESSCIRC, page 177-180. IEEE, (2012)A 2.8GHz 128-entry × 152b 3-read/2-write multi-precision floating-point register file and shuffler in 32nm CMOS., , , , , , , and . VLSIC, page 118-119. IEEE, (2012)A 1070 pJ/b 169 Mb/s Quad-core Digital Baseband SoC for Distributed and Cooperative Massive MIMO in 28 nm FD-SOI., , , and . VLSI Circuits, page 1-2. IEEE, (2021)Generalised Spatial Modulation with LR-aided K-best Decoder for MIMO Systems, , , and . Signal Processing: An International Journal (SPIJ), 12 (1): 1-18 (April 2018)Open-Source AXI4 Adapters for Chiplet Architectures., , , , , and . CICC, page 1-5. IEEE, (2023)Low-Complexity Fully-Digital Phase Noise Suppression for Millimeter-Wave Systems., , , , and . ISCAS, page 1-5. IEEE, (2020)Comparative Performance of 100-200 GHz Wideband Transceivers: CMOS vs Compound Semiconductors., , , , , , and . BCICTS, page 292-299. IEEE, (2023)Minimum-power retiming for dual-supply CMOS circuits., , and . Timing Issues in the Specification and Synthesis of Digital Systems, page 43-49. ACM, (2002)A 128×128b high-speed wide-and match-line content addressable memory in 32nm CMOS., , , , , , and . ESSCIRC, page 83-86. IEEE, (2011)