( en | de | ru )

 

Disambiguation of "Katashita, Toshihiro"

Author of the publication

copydeleteadd this publication to your clipboard
Quantitative and Statistical Performance Evaluation of Arbiter Physical Unclonable Functions on FPGAs.

, , , and . ReConFig, page 298-303. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Toshihiro Muramaki

Toshihiro Osada

 

Other publications of authors with the same name

Pseudo-LFSR PUF: A Compact, Efficient and Reliable Physical Unclonable Function., , , and . ReConFig, page 223-228. IEEE Computer Society, (2011)Development of an Evaluation Platform and Performance Experimentation of Flex Power FPGA Device., , , and . IEICE Trans. Inf. Syst., 101-D (2): 303-313 (2018)A Fast Power Current Simulation of Cryptographic VLSI Circuits for Side Channel Attack Evaluation., , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (12): 2533-2541 (2013)Enhanced Correlation Power Analysis Using Key Screening Technique., , , , and . ReConFig, page 403-408. IEEE Computer Society, (2008)Implementation of pseudo-linear feedback shift register-based physical unclonable functions on silicon and sufficient Challenge-Response pair acquisition using Built-In Self-Test before shipping., , , , , , and . Integr., (2020)Bitstream Protection in Dynamic Partial Reconfiguration Systems Using Authenticated Encryption., , , , and . IEICE Trans. Inf. Syst., 96-D (11): 2333-2343 (2013)Prototype of USB stick-sized PUF module for authentication and key generation., , and . GCCE, page 1-2. IEEE, (2017)A Silicon-Level Countermeasure Against Fault Sensitivity Analysis and Its Evaluation., , , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (8): 1429-1438 (2015)A novel smart card development platform for evaluating physical attacks and PUFs., , and . GCCE, page 37-39. IEEE, (2013)A Method of Generating Highly Efficient String Matching Circuit for Intrusion Detection., , , and . FPL, page 1-4. IEEE, (2006)