( en | de | ru )

 

Disambiguation of "McLeod, Scott"

Author of the publication

copydeleteadd this publication to your clipboard
A 32Gb/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28nm CMOS.

, , , , , , , , , and . ISSCC, page 28-29. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pierre-François Scotto

Martina Christine Scotti

Peter Scott

James Wesley Scott

Felix Markus Hubertus Scotti

 

Other publications of authors with the same name

A 3 Watt 39.8-44.6 Gb/s Dual-Mode SFI5.2 SerDes Chip Set in 65 nm CMOS., , , , , , , , , and 13 other author(s). IEEE J. Solid State Circuits, 45 (10): 2016-2029 (2010)Job Attainment and Perceived Role Differences of Cyberschool Leaders., , , and . J. Educ. Technol. Soc., 19 (1): 211-222 (2016)A 40-to-56 Gb/s PAM-4 Receiver With Ten-Tap Direct Decision-Feedback Equalization in 16-nm FinFET., , , , , , , , , and 7 other author(s). IEEE J. Solid State Circuits, 52 (12): 3486-3502 (2017)3.7 A 40-to-64Gb/s NRZ transmitter with supply-regulated front-end in 16nm FinFET., , , , , , , , and . ISSCC, page 68-70. IEEE, (2016)6.3 A 40-to-56Gb/s PAM-4 receiver with 10-tap direct decision-feedback equalization in 16nm FinFET., , , , , , , , , and 7 other author(s). ISSCC, page 114-115. IEEE, (2017)A fully-adaptive wideband 0.5-32.75Gb/s FPGA transceiver in 16nm FinFET CMOS technology., , , , , , , , , and 2 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)A 40-to-64 Gb/s NRZ Transmitter With Supply-Regulated Front-End in 16 nm FinFET., , , , , , , , and . IEEE J. Solid State Circuits, 51 (12): 3167-3177 (2016)A 126mW 56Gb/s NRZ wireline transceiver for synchronous short-reach applications in 16nm FinFET., , , , , , , , , and 6 other author(s). ISSCC, page 274-276. IEEE, (2018)