Author of the publication

Hardware Support for Scratchpad Memory Transactions on GPU Architectures.

, , , , , and . Euro-Par, volume 10417 of Lecture Notes in Computer Science, page 273-286. Springer, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Parallel Pipeline on Heterogeneous Multi-processing Architectures., , , , , and . TrustCom/BigDataSE/ISPA (3), page 166-171. IEEE, (2015)978-1-4673-7952-6.An Advanced Compiler Framework for Non-Cache-Coherent Multiprocessors., , , , and . IEEE Trans. Parallel Distributed Syst., 13 (3): 241-259 (2002)Lightweight asynchronous scheduling in heterogeneous reconfigurable systems., , , , , , and . J. Syst. Archit., (2022)Efficient heterogeneous matrix profile on a CPU + High Performance FPGA with integrated HBM., , , , , and . Future Gener. Comput. Syst., (2021)Load sharing based on popularity in distributed video on demand systems., , , and . ICME (1), page 5-8. IEEE Computer Society, (2002)Towards a Software Transactional Memory for Heterogeneous CPU-GPU Processors., , , and . PARCO, volume 32 of Advances in Parallel Computing, page 708-717. IOS Press, (2017)Exploiting social network graph characteristics for efficient BFS on heterogeneous chips., , , and . J. Parallel Distributed Comput., (2018)Reducing overheads of dynamic scheduling on heterogeneous chips., , , , , and . CoRR, (2015)Parallelizing Workload Execution in Embedded and High-Performance Heterogeneous Systems., , , , , , , and . CoRR, (2018)Correction to: Simultaneous multiprocessing in a software-defined heterogeneous FPGA., , , , , , , and . J. Supercomput., 75 (8): 4096-4097 (2019)