( en | de | ru )

 

Disambiguation of "Torrellas, Josep"

Author of the publication

copydeleteadd this publication to your clipboard
Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors.

, , , , , and . HPCA, page 191-202. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Josep

Josep Castanyé

Josep Callizo

Josep Grebner

Minna Josephsohn

 

Other publications of authors with the same name

Extreme-scale computer architecture: Energy efficiency from the ground up‡.. DATE, page 1-5. European Design and Automation Association, (2014)Defensive ML: Defending Architectural Side-channels with Adversarial Obfuscation., , , , and . CoRR, (2023)Optimizing the Instruction Cache Performance of the Operating System., , and . IEEE Trans. Computers, 47 (12): 1363-1381 (1998)ShortCut: Architectural Support for Fast Object Access in Scripting Languages., , , and . ISCA, page 494-506. ACM, (2017)Computer architecture education at the University of Illinois.. WCAE@ISCA, page 1. ACM, (1998)Hardware and Software Support for Speculative Execution of Sequential Binaries on a Chip-multiprocessor., and . International Conference on Supercomputing, page 85-92. ACM, (1998)NoMap: Speeding-Up JavaScript Using Hardware Transactional Memory., , , and . HPCA, page 412-425. IEEE, (2019)Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing., , , and . MICRO, page 27-42. IEEE Computer Society, (2007)Facelift: Hiding and slowing down aging in multicores., and . MICRO, page 129-140. IEEE Computer Society, (2008)BulkCommit: scalable and fast commit of atomic blocks in a lazy multiprocessor environment., , , and . MICRO, page 371-382. ACM, (2013)