Author of the publication

New compact CMOS continuous-time low-Voltage analog rank-order filter architecture.

, , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 51-II (5): 257-261 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CMOS Transconductors With Continuous Tuning Using FGMOS Balanced Output Current Scaling., , , and . IEEE J. Solid State Circuits, 43 (5): 1313-1323 (2008)Compact implementation of linear weighted CMOS transconductance adder based on the flipped voltage follower., , , , and . ISCAS, IEEE, (2006)High-speed high-precision CMOS analog rank order filter with O(n) complexity., , , and . IEEE J. Solid State Circuits, 40 (6): 1238-1248 (2005)Low-Voltage Super class AB CMOS OTA cells with very high slew rate and power efficiency., , , and . IEEE J. Solid State Circuits, 40 (5): 1068-1077 (2005)A new low-voltage CMOS unity-gain buffer., , , and . ISCAS, IEEE, (2006)Sub-volt supply analog circuits based on quasi-floating gate transistors., , , and . ISCAS (1), page 781-784. IEEE, (2003)Low-Voltage CMOS Single Ended and Fully Differential Amplifier with Programmable Gain., , , , and . ISCAS, page 2200-2203. IEEE, (2007)Power efficient fully differential low-voltage two stage class AB/AB op-amp architectures., , , and . ISCAS (1), page 733-736. IEEE, (2004)Low-voltage CMOS analog four quadrant multiplier based on flipped voltage followers., , , and . ISCAS (1), page 681-684. IEEE, (2004)CMOS First-Order All-Pass Filter With 2-Hz Pole Frequency., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (2): 294-303 (2019)