( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Analysis and Design of a High Speed Continuous-time ΔΣ Modulator Using the Assisted Opamp Technique.

, , и . IEEE J. Solid State Circuits, 47 (7): 1615-1625 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Pavan Kumar

Chiara Pavan

G Pavan Kumar Reddy

Pavan Kumar

Pavan Ramkumar

 

Другие публикации лиц с тем же именем

Programmable analog pulse shaping for ultra-wideband applications., и . ISCAS, стр. 461-464. IEEE, (2015)A 10 Gbps eye opening monitor in 65nm CMOS., и . ISCAS, стр. 3028-3031. IEEE, (2015)Design Centering High Frequency Integrated Continuous-Time Filters., и . ISCAS, стр. 1939-1942. IEEE, (2007)Power and area efficient high speed analog adaptive equalization.. ISCAS, стр. 3126-3129. IEEE, (2008)Analysis and Design of a High Speed Continuous-time ΔΣ Modulator Using the Assisted Opamp Technique., , и . IEEE J. Solid State Circuits, 47 (7): 1615-1625 (2012)A 14 Bit Dual Channel Incremental Continuous-Time Delta Sigma Modulator for Multiplexed Data Acquisition., и . VLSID, стр. 230-235. IEEE Computer Society, (2016)A low power 44-300 MHz programmable active-RC filter in 0.18 μm CMOS., , и . CICC, стр. 683-686. IEEE, (2007)A lumped component programmable delay element for Ultra-Wideband beamforming., и . CICC, стр. 1-4. IEEE, (2013)A 1 MHz bandwidth, filtering continuous-time delta-sigma ADC with 36 dBFS out-of-band IIP3 and 76 dB SNDR., и . CICC, стр. 1-4. IEEE, (2018)A 20 MHz Bandwidth Continuous-Time Delta-Sigma ADC Achieving 82.1 dB SNDR and > 00 dB SFDR Using a Time-Interleaved Virtual-Ground-Switched FIR Feedback DAC., и . CICC, стр. 1-4. IEEE, (2020)