( en | de | ru )

 

Disambiguation of "Meixner, Albert"

Author of the publication

copydeleteadd this publication to your clipboard
Architectures for online error detection and recovery in multicore processors.

, , , , , , , , and . DATE, page 533-538. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hansjürgen Meixner

Axel Meixner

Helmuth Meixner

Georg Meixner

Peter Meixner

 

Other publications of authors with the same name

Robustness and security of a wavelet-based CBIR hashing algorithm., and . MM&Sec, page 140-145. ACM, (2006)Error Detection Using Dynamic Dataflow Verification., and . PACT, page 104-118. IEEE Computer Society, (2007)Analysis of a wavelet-based robust hash algorithm., and . Security, Steganography, and Watermarking of Multimedia Contents, volume 5306 of Proceedings of SPIE, page 772-783. SPIE, (2004)An FPGA-based experimental evaluation of microprocessor core error detection with Argus-2., , and . SIGMETRICS, page 121-122. ACM, (2011)Unified microprocessor core storage., and . Conf. Computing Frontiers, page 23-34. ACM, (2007)Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures., and . HPCA, page 145-156. IEEE Computer Society, (2007)Detouring: Translating software to circumvent hard faults in simple cores., and . DSN, page 80-89. IEEE Computer Society, (2008)Argus: Low-Cost, Comprehensive Error Detection in Simple Cores., , and . IEEE Micro, 28 (1): 52-59 (2008)Security Enhancement of Visual Hashes Through Key Dependent Wavelet Transformations., and . ICIAP, volume 3617 of Lecture Notes in Computer Science, page 543-550. Springer, (2005)Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures., and . DSN, page 73-82. IEEE Computer Society, (2006)