Author of the publication

NBTI/PBTI-aware wordline voltage control with no boosted supply for stability improvement of half-selected SRAM cells.

, , , and . ISOCC, page 200-203. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.6-V power efficient digital LDO with 99.7% current efficiency utilizing load current aware clock modulation for fast transient response., , and . APCCAS, page 103-106. IEEE, (2016)NBTI/PBTI-aware wordline voltage control with no boosted supply for stability improvement of half-selected SRAM cells., , , and . ISOCC, page 200-203. IEEE, (2012)An 88% efficiency MPPT for PV energy harvesting system with novel switch width modulation for output power 100nW to 0.3mW., , and . A-SSCC, page 117-120. IEEE, (2017)Library pruning and sigma corner libraries for power efficient variation tolerant processor pipelines., , and . VLSI-SoC, page 1-6. IEEE, (2017)A 5.61 pJ, 16 kb 9T SRAM with single-ended equalized bitlines and fast local write-back for cell stability improvement., , and . ESSDERC, page 201-204. IEEE, (2012)A 0.5V power and area efficient Laplacian Pyramid processing engine using FIFO with adaptive data compression., , , and . ESSCIRC, page 104-107. IEEE, (2015)A time-based self-adaptive energy-harvesting MPPT with 5.1-µW power consumption and a wide tracking range of 10-µA to 1-mA., , , and . ESSCIRC, page 503-506. IEEE, (2016)A 0.3 V, 49 fJ/conv.-step VCO-based delta sigma modulator with self-compensated current reference for variation tolerance., and . ESSCIRC, page 237-240. IEEE, (2016)An isolated PoR based pulse generator for TEG energy harvesting with minimum startup of 150 mV and maximum series resistance of 600 Ω., , and . A-SSCC, page 297-300. IEEE, (2016)An 82% energy-saving change-sensing flip-flop in 40nm CMOS for ultra-low power applications., , , and . A-SSCC, page 197-200. IEEE, (2017)