( en | de | ru )

 

Disambiguation of "Seo, Young-Hun"

Author of the publication

copydeleteadd this publication to your clipboard
23.4 An extremely low-standby-power 3.733Gb/s/pin 2Gb LPDDR4 SDRAM for wearable devices.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 394-395. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Young-Hun Oh

Seo Young Cho

Young-Hun Heur

Su-Young Seo-Nam

Grady Leon Young

 

Other publications of authors with the same name

A 650Mb/s-to-8Gb/s referenceless CDR circuit with automatic acquisition of data rate., , , , , and . ISSCC, page 184-185. IEEE, (2009)A 5 Gb/s Transmitter With a TDR-Based Self-Calibration of Preemphasis Strength., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (5): 379-383 (2010)A 16-Gb, 18-Gb/s/pin GDDR6 DRAM With Per-Bit Trainable Single-Ended DFE and PLL-Less Clocking., , , , , , , , , and 29 other author(s). IEEE J. Solid State Circuits, 54 (1): 197-209 (2019)A 1GHz ADPLL with a 1.25ps minimum-resolution sub-exponent TDC in 0.18µm CMOS., , , , and . ISSCC, page 482-483. IEEE, (2010)A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended DFE and PLL-less clocking., , , , , , , , , and 39 other author(s). ISSCC, page 204-206. IEEE, (2018)23.4 An extremely low-standby-power 3.733Gb/s/pin 2Gb LPDDR4 SDRAM for wearable devices., , , , , , , , , and 26 other author(s). ISSCC, page 394-395. IEEE, (2017)A 1.25 ps Resolution 8b Cyclic TDC in 0.13 µm CMOS., , , and . IEEE J. Solid State Circuits, 47 (3): 736-743 (2012)A Distortion-Free General Purpose LVDS Driver., , , and . IEICE Trans. Electron., 92-C (2): 278-280 (2009)A 1 GHz ADPLL With a 1.25 ps Minimum-Resolution Sub-Exponent TDC in 0.18 μ m CMOS., , , and . IEEE J. Solid State Circuits, 45 (12): 2874-2881 (2010)A 300-MS/s, 1.76-ps-Resolution, 10-b Asynchronous Pipelined Time-to-Digital Converter With on-Chip Digital Background Calibration in 0.13-µm CMOS., , , , and . IEEE J. Solid State Circuits, 48 (2): 516-526 (2013)