Author of the publication

High-performance FPGA implementation of equivariant adaptive separation via independence algorithm for Independent Component Analysis.

, , and . ASAP, page 25-28. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-Precision Mixed-Computation Models for Inference on Edge., , , and . CoRR, (2023)Energy-aware Scheduling of Task Graphs with Imprecise Computations and End-to-end Deadlines., , and . ACM Trans. Design Autom. Electr. Syst., 25 (1): 11:1-11:21 (2020)Efficient Compilation and Mapping of Fixed Function Combinational Logic onto Digital Signal Processors Targeting Neural Network Inference and Utilizing High-level Synthesis., , , and . ACM Trans. Reconfigurable Technol. Syst., 16 (2): 17:1-17:25 (June 2023)Energy-Aware Scheduling of Task Graphs with Imprecise Computations and End-to-End Deadlines., , and . CoRR, (2019)BlendNet: Design and Optimization of a Neural Network-Based Inference Engine Blending Binary and Fixed-Point Convolutions., , , and . CoRR, (2023)Memory-Efficient Vision Transformers: An Activation-Aware Mixed-Rank Compression Strategy., , and . CoRR, (2024)ESPRESSO-GPU: Blazingly Fast Two-Level Logic Minimization., , , and . DATE, page 1038-1043. IEEE, (2021)Modeling processor idle times in MPSoC platforms to enable integrated DPM, DVFS, and task scheduling subject to a hard deadline., , and . ASP-DAC, page 532-537. ACM, (2019)DNR: A Tunable Robust Pruning Framework Through Dynamic Network Rewiring of DNNs., , , and . ASP-DAC, page 344-350. ACM, (2021)Heuristics for Million-scale Two-level Logic Minimization., , and . ICCAD, page 1-7. IEEE, (2021)