( en | de | ru )

 

Disambiguation of "Jiang, Jie-Hong R."

Author of the publication

copydeleteadd this publication to your clipboard
Towards Formal Evaluation and Verification of Probabilistic Design.

, and . IEEE Trans. Computers, 67 (8): 1202-1216 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jie Jiang

Jie Jiang

Hong Jiang

Hong Jiang

Hong Jiang

 

Other publications of authors with the same name

Simultaneous EUV Flare Variation Minimization and CMP Control with Coupling-Aware Dummification., , , and . DAC, page 54:1-54:6. ACM, (2014)QBF Resolution Systems and Their Proof Complexities., , and . SAT, volume 8561 of Lecture Notes in Computer Science, page 154-169. Springer, (2014)Encoding multi-valued functions for symmetry., , , and . ICCAD, page 771-778. IEEE, (2013)Dependency Stochastic Boolean Satisfiability: A Logical Formalism for NEXPTIME Decision Problems with Uncertainty., and . CoRR, (2019)Learning to Automate the Design Updates From Observed Engineering Changes in the Chip Development Cycle., , and . DATE, page 738-743. IEEE, (2020)Software Workarounds for Hardware Errors: Instruction Patch Synthesis., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (12): 1992-2003 (2013)Unified QBF certification and its applications., and . Formal Methods Syst. Des., 41 (1): 45-65 (2012)Logic Synthesis of Binarized Neural Networks for Efficient Circuit Implementation., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (4): 993-1005 (2022)SAT-Based On-Track Bus Routing., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (4): 735-747 (2021)Constraint Solving for Synthesis and Verification of Threshold Logic Circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (5): 904-917 (2021)