( en | de | ru )

 

Disambiguation of "Isoaho, Jouni"

Author of the publication

copydeleteadd this publication to your clipboard
Architectural Exploration of Per-Core DVFS for Energy-Constrained On-Chip Networks.

, , , , , and . DSD, page 141-146. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jouni Kallunki

Jouni Tuominen

Ibrahim Jouni

Pierre Jounieaux

Jouni Takalo

 

Other publications of authors with the same name

Objectives for New Error Criteria for Mobile Broadcasting of Streaming Audiovisual Services., , , and . EURASIP J. Adv. Signal Process., (2008)Hybrid Trust Model for Internet Routing, , and . CoRR, (2011)Technologies and Utilization fo Field Programmable Gate Arrays., , and . FPL, volume 705 of Lecture Notes in Computer Science, page 11-25. Springer, (1992)High-Performance Long NoC Link Using Delay-Insensitive Current-Mode Signaling., , , , and . VLSI Design, (2007)Current Challenges in Embedded Communication Systems., , and . Int. J. Embed. Real Time Commun. Syst., 1 (1): 1-21 (2010)A novel, high-speed, reconfigurable demapper-symbol deinterleaver architecture for DVB-T., , , and . ISCAS (4), page 382-385. IEEE, (1999)Full-duplex link implementation using dual-rail encoding and multiple-valued current-mode logic., , and . ISCAS, IEEE, (2006)An Overall FIR Filter Optimization Tool for High Granularity Implementation Technologies., and . ISCAS, page 265-268. IEEE, (1994)Toward Autonomic Internet of Things: Recent Advances, Evaluation Criteria, and Future Research Directions., , , and . IEEE Internet Things J., 10 (16): 14725-14748 (August 2023)Design and Implementation of Viterbi Decoder with FPGAs., , and . VLSI Signal Processing, 21 (1): 5-14 (1999)