( en | de | ru )

 

Disambiguation of "Yemliha, Taylan"

Author of the publication

copydeleteadd this publication to your clipboard
Memory bank aware dynamic loop scheduling.

, , , and . DATE, page 1671-1676. EDA Consortium, San Jose, CA, USA, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Taylan Dericioglu

Taylan Yildiz

Taylan Öney

Christina Taylan

Taylan Ay

 

Other publications of authors with the same name

Studying inter-core data reuse in multicores., , and . SIGMETRICS, page 25-36. ACM, (2011)Code Scheduling for Optimizing Parallelism and Data Locality., , , , and . Euro-Par (1), volume 6271 of Lecture Notes in Computer Science, page 204-216. Springer, (2010)Neighborhood-aware data locality optimization for NoC-based multicores., , , and . CGO, page 191-200. IEEE Computer Society, (2011)SPM management using Markov chain based data access prediction., , , and . ICCAD, page 565-569. IEEE Computer Society, (2008)A helper thread based dynamic cache partitioning scheme for multithreaded applications., , and . DAC, page 954-959. ACM, (2011)Memory bank aware dynamic loop scheduling., , , and . DATE, page 1671-1676. EDA Consortium, San Jose, CA, USA, (2007)On Urgency of I/O Operations., , , and . CCGRID, page 188-195. IEEE Computer Society, (2012)Cache topology aware computation mapping for multicores, , , , , and . SIGPLAN Not., 45 (6): 74--85 (June 2010)Cache topology aware computation mapping for multicores., , , , , and . PLDI, page 74-85. ACM, (2010)Compiler-Directed Code Restructuring for Operating with Compressed Arrays., , , , and . VLSI Design, page 221-226. IEEE Computer Society, (2007)