( en | de | ru )

 

Disambiguation of "Rutenbar, Rob A."

Author of the publication

copydeleteadd this publication to your clipboard
ASF: A Practical Simulation-Based Methodology for the Synthesis of Custom Analog Circuits.

, , , , , and . ICCAD, page 350-357. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Klaus Rob

Paul Rob

Beatrice Rob

Rob Smith

Theodor Rob

 

Other publications of authors with the same name

A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC., , , , and . DAC, page 1-6. ACM, (2000)An O(n) Algorithm for Transistor Stacking with Performance Constraints., and . DAC, page 221-226. ACM Press, (1996)Multiprocessor-based placement by simulated annealing., and . DAC, page 567-573. IEEE Computer Society Press, (1986)Analog Circuit and Layout Synthesis Revisited.. ISPD, page 83. ACM, (2015)Floating-point bit-width optimization for low-power signal processing applications., , and . ICASSP, page 3208-3211. IEEE, (2002)FPGA routing and routability estimation via Boolean satisfiability., and . IEEE Trans. Very Large Scale Integr. Syst., 6 (2): 222-231 (1998)Anaconda: simulation-based synthesis of analog circuits viastochastic pattern search., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (6): 703-717 (2000)Device-level early floorplanning algorithms for RF circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (4): 375-388 (1999)Virtual Probe: A Statistical Framework for Low-Cost Silicon Characterization of Nanoscale Integrated Circuits., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (12): 1814-1827 (2011)Integer programming based topology selection of cell-level analog circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (4): 401-412 (1995)