( en | de | ru )

 

Disambiguation of "Makris, Yiorgos"

Author of the publication

copydeleteadd this publication to your clipboard
A field programmable transistor array featuring single-cycle partial/full dynamic reconfiguration.

, , , , , and . DATE, page 1336-1341. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Georgios Makris

Phokion Makris

Jannis Makris

Makris Wassilios

Panagiotis Makris

 

Other publications of authors with the same name

Hardware-Based Real-Time Workload Forensics., , and . IEEE Des. Test, 37 (4): 52-58 (2020)Guest Editors' Introduction: Special Section on Chips and Architectures for Emerging Technologies and Applications., , and . IEEE Trans. Computers, 60 (4): 450-451 (2011)Yield Forecasting Across Semiconductor Fabrication Plants and Design Generations., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (12): 2120-2133 (2017)On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (12): 2522-2527 (2021)Nonlinear decision boundaries for testing analog circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (11): 1760-1773 (2005)Demonstrating and Mitigating the Risk of an FEC-Based Hardware Trojan in Wireless Networks., , , , and . IEEE Trans. Inf. Forensics Secur., 14 (10): 2720-2734 (2019)Amplitude-Modulating Analog/RF Hardware Trojans in Wireless Networks: Risks and Remedies., , , , and . IEEE Trans. Inf. Forensics Secur., (2020)TPE: A Hardware-Based TLB Profiling Expert for Workload Reconstruction., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 11 (2): 292-305 (2021)Multiple-Bit Upset Protection in Microprocessor Memory Arrays Using Vulnerability-Based Parity Optimization and Interleaving., , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (11): 2447-2460 (2015)On the identification of modular test requirements for low cost hierarchical test path construction., and . Integr., 40 (3): 315-325 (2007)