( en | de | ru )

 

Disambiguation of "Jadidi, Amin"

Author of the publication

copydeleteadd this publication to your clipboard
A Study on Performance and Power Efficiency of Dense Non-Volatile Caches in Multi-Core Systems.

, , , and . SIGMETRICS (Abstracts), page 27-28. ACM, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tayebeh Jadidi

Yasser Jadidi

Amir Jadidi

Naghi Jadidi

Naim Amini

 

Other publications of authors with the same name

High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement., , and . ISLPED, page 79-84. IEEE/ACM, (2011)A morphable phase change memory architecture considering frequent zero values., , , and . ICCD, page 373-380. IEEE Computer Society, (2011)MLC PCM main memory with accelerated read., , , , and . ISPASS, page 143-144. IEEE Computer Society, (2016)Hybrid-comp: A criticality-aware compressed last-level cache., , , and . ISQED, page 25-30. IEEE, (2018)Optimizing energy consumption in GPUS through feedback-driven CTA scheduling., , , and . SpringSim (HPC), page 12:1-12:12. ACM, (2017)Leveraging value locality for efficient design of a hybrid cache in multicore processors., , , and . ICCAD, page 1-8. IEEE, (2017)Selective Caching: Avoiding Performance Valleys in Massively Parallel Architectures., , and . PDP, page 290-298. IEEE, (2020)Performance and Power-Efficient Design of Dense Non-Volatile Cache in CMPs., , , and . IEEE Trans. Computers, 67 (7): 1054-1061 (2018)HL-PCM: MLC PCM Main Memory with Accelerated Read., , , , and . IEEE Trans. Parallel Distributed Syst., 28 (11): 3188-3200 (2017)Exploring the Potential for Collaborative Data Compression and Hard-Error Tolerance in PCM Memories., , , , , and . DSN, page 85-96. IEEE Computer Society, (2017)