Author of the publication

A 0.44V-1.1V 9-transistor transition-detector and half-path error detection technique for low power applications.

, , , , and . A-SSCC, page 205-208. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Domain fault model and coverage metric for SoC verification., , , and . ISCAS (6), page 5662-5665. IEEE, (2005)Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications., , , , and . IEICE Trans. Inf. Syst., 95-D (2): 374-382 (2012)AMPS: Accelerating McPAT Power Evaluation Without Cycle-Accurate Simulations., , , and . IEEE Embed. Syst. Lett., 12 (1): 13-16 (2020)TYMER: A Yield-based Performance Model for Timing-speculation SRAM., , , , , and . DAC, page 1-6. IEEE, (2020)A Cross-Layer Power and Timing Evaluation Method for Wide Voltage Scaling., , , , and . DAC, page 1-6. IEEE, (2020)RNA: Reconfigurable LSTM Accelerator with Near Data Approximate Processing., , , and . FPT, page 311-314. IEEE, (2019)Traffic-aware game based channel assignment in wireless sensor networks., , and . IWCMC, page 1854-1859. IEEE, (2011)An artificial neural network model of LRU-cache misses on out-of-order embedded processors., , , and . Microprocess. Microsystems, (2017)The degradation mechanisms in high voltage pLEDMOS transistor with thick gate oxide., , , , and . Microelectron. Reliab., 48 (11-12): 1804-1808 (2008)A Statistical Timing Model for Low Voltage Design Considering Process Variation., , , , , and . ICCAD, page 1-8. ACM, (2019)