Author of the publication

Raven: A 28nm RISC-V vector processor with integrated switched-capacitor DC-DC converters and adaptive clocking.

, , , , , , , , , , , , , , , and . Hot Chips Symposium, page 1-45. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A digitally modulated 2.4GHz WLAN transmitter with integrated phase path and dynamic load modulation in 65nm CMOS., , , , , and . ISSCC, page 330-331. IEEE, (2013)Equalization of modal dispersion in multimode fiber using spatial light modulators., , , , and . GLOBECOM, page 1023-1029. IEEE, (2004)An energy-efficient ring-oscillator digital PLL., , and . CICC, page 1-4. IEEE, (2010)BAG2: A process-portable framework for generator-based AMS circuit design., , , , , , and . CICC, page 1-8. IEEE, (2018)Clocking Links in Multi-chip Packages: A Case Study., , , , , , and . Hot Interconnects, page 96-103. IEEE Computer Society, (2010)Per-Core DVFS With Switched-Capacitor Converters for Energy Efficiency in Manycore Processors., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (4): 723-730 (2015)A 4.78 mm 2 Fully-Integrated Neuromodulation SoC Combining 64 Acquisition Channels With Digital Compression and Simultaneous Dual Stimulation., , , , , , , and . IEEE J. Solid State Circuits, 50 (4): 1038-1047 (2015)F6: Energy-efficient I/O design for next-generation systems., , , , , and . ISSCC, page 520-521. IEEE, (2014)A 65 nm CMOS 4-Element Sub-34 mW/Element 60 GHz Phased-Array Transceiver., , , , , , and . IEEE J. Solid State Circuits, 46 (12): 3018-3032 (2011)A Fully-Integrated Efficient CMOS Inverse Class-D Power Amplifier for Digital Polar Transmitters., , , , and . IEEE J. Solid State Circuits, 47 (5): 1113-1122 (2012)