( en | de | ru )

 

Disambiguation of "Macha, Naveen Kumar"

Author of the publication

copydeleteadd this publication to your clipboard
Designing Crosstalk Circuits at 7nm.

, , , and . ICRC, page 125-128. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Naveen Kumar

Naveen Kumar Mangu

Naveen Kumar Allampally

Naveen

Naveen Kumar Chogondahalli Muniraju

 

Other publications of authors with the same name

Cost Modeling and Projection for Stacked Nanowire Fabric., and . CoRR, (2017)A New Concept for Computing Using Interconnect Crosstalks., , , , , and . ICRC, page 1-2. IEEE, (2017)A Novel Analog to Digital Conversion Concept with Crosstalk Computing., , , , and . NANOARCH, page 121-123. ACM, (2018)A New Paradigm for Fault-Tolerant Computing with Interconnect Crosstalks., , , , and . ICRC, page 1-6. IEEE, (2018)A Logic Simplification Approach for Very Large Scale Crosstalk Circuit Designs., , , and . CoRR, (2019)On circuit developments to enable large scale circuit design while computing with noise., , , and . Integr., (2022)Crosstalk based Fine-Grained Reconfiguration Techniques for Polymorphic Circuits., , , , , and . NANOARCH, page 114-120. ACM, (2018)Ultra high density 3D SRAM cell design in Stacked Horizontal Nanowire (SN3D) fabric., , and . NANOARCH, page 155-161. IEEE, (2017)Fine-grained 3-D CMOS concept using stacked horizontal nanowire., , and . NANOARCH, page 151-152. ACM, (2016)Crosstalk Noise based Configurable Computing: A New Paradigm for Digital Electronics., , , , and . CoRR, (2020)