( en | de | ru )

 

Disambiguation of "Weis, Christian"

Author of the publication

copydeleteadd this publication to your clipboard
ZuSE KI-AVF

, , , , , , , , , , , , , , , , , , , , , , , , , , , and . (2023)
DOI: 10.23919/date56975.2023.10136978

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Christian Weis

Christian Weis

Christian Weis

Hans Christian Weis

Johann Christian Weis

 

Other publications of authors with the same name

A Platform to Analyze DDR3 DRAM's Power and Retention Time., , , , and . IEEE Des. Test, 34 (4): 52-59 (2017)Real-Time Energy Efficient Hand Pose Estimation: A Case Study., , , , , , , and . Sensors, 20 (10): 2828 (2020)A Lean, Low Power, Low Latency DRAM Memory Controller for Transprecision Computing., , , , , and . SAMOS, volume 11733 of Lecture Notes in Computer Science, page 429-441. Springer, (2019)Improving the error behavior of DRAM by exploiting its Z-channel property., , , , , and . DATE, page 1492-1495. IEEE, (2018)A Novel DRAM-Based Process-in-Memory Architecture and its Implementation for CNNs., , , , , , , and . ASP-DAC, page 35-42. ACM, (2021)An In-DRAM Neural Network Processing Engine., , , , , , and . ISCAS, page 1-5. IEEE, (2019)Fast validation of DRAM protocols with timed petri nets., , , , , and . MEMSYS, page 133-147. ACM, (2019)Efficient Hardware Architectures for 1D- and MD-LSTM Networks., , , , , and . J. Signal Process. Syst., 92 (11): 1219-1245 (2020)A Memory Centric Architecture of the Link Assessment Algorithm in Large Graphs., , , , , , and . IEEE Des. Test, 35 (1): 7-15 (2018)The NWRD Dataset: An Open-Source Annotated Segmentation Dataset of Diseased Wheat Crop., , , , , , , and . Sensors, 23 (15): 6942 (August 2023)