Author of the publication

Built-in test generation for synchronous sequential circuits.

, and . ICCAD, page 421-426. IEEE Computer Society / ACM, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Class of Graphs for Fault-Tolerant Processor Interconnections., and . ICDCS, page 448-460. IEEE Computer Society, (1984)On the Design of Pseudoexhaustive Testable PLA's., and . IEEE Trans. Computers, 37 (4): 468-472 (1988)A Fault-Tolerant Communication Architecture for Distributed Systems., and . IEEE Trans. Computers, 31 (9): 863-870 (1982)On Removing Redundancies from Synchronous Sequential Circuits with Synchronizing Sequences., and . IEEE Trans. Computers, 45 (1): 20-32 (1996)Masking of Unknown Output Values during Output Response Compression byUsing Comparison Units., , and . IEEE Trans. Computers, 53 (1): 83-88 (2004)On Totally Self-Checking Checkers for Separable Codes., and . IEEE Trans. Computers, 26 (8): 737-744 (1977)Enumeration of Test Sequences in Increasing Chronological Order to Improve the Levels of Compaction Achieved by Vector Omission., and . IEEE Trans. Computers, 51 (7): 866-872 (2002)Test Generation for Multiple State-Table Faults in Finite-State Machines., and . IEEE Trans. Computers, 46 (7): 783-794 (1997)A Storage-Based Built-In Test Pattern Generation Method for Scan Circuits Based on Partitioning and Reduction of a Precomputed Test Set., and . IEEE Trans. Computers, 51 (11): 1282-1293 (2002)On Finding a Minimal Functional Description of a Finite-State Machine for Test Generation for Adjacent Machines., and . IEEE Trans. Computers, 49 (1): 88-94 (2000)