( en | de | ru )

 

Disambiguation of "Dessouky, Mohamed"

Author of the publication

copydeleteadd this publication to your clipboard
Analog IP migration using design knowledge extraction.

, , , and . CICC, page 333-336. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mohamed Abdel Hamid Dessouky

Hisham Dessouky

Abdel-Mageed Dessouky

Adel Omar Dessouky

Mohamed Mohamed

 

Other publications of authors with the same name

Design of tunable continuous-time quadrature bandpass delta-sigma modulators., , and . IDT, page 99-103. IEEE, (2011)Analog design migration: An overview.. ICECS, page 992-995. IEEE, (2009)Structure optimization for efficient AlN piezoelectric energy harvesters., , , , and . ICECS, page 527-530. IEEE, (2015)Parameterized test patterns methodology for layout design rule checking verification., , , and . ICECS, page 588-591. IEEE, (2015)Procedural analog design automation using building block optimization., and . ICECS, page 474-477. IEEE, (2015)A programmable 8-bit, 10MHz BW, 6.8mW, 200MSample/sec, 70dB SNDR VCO-based ADC using SC feedback for VCO linearization., , and . ICECS, page 157-160. IEEE, (2013)Analog Layout Placement Based on Unit Elements and Routing Channel Estimation., , , and . SMACD, page 29-32. IEEE, (2019)A Platform for Placement of Analog Integrated Circuits Using Satisfiability Modulo Theories., , , , and . Journal of Circuits, Systems, and Computers, 25 (5): 1650047:1-1650047:31 (2016)Forward., , and . Comput. Ind. Eng., 48 (4): 679-680 (2005)Analog layout constraints resolution and shape function generation using Satisfiability Modulo Theories., , , , and . DTIS, page 1-6. IEEE, (2015)