( en | de | ru )

 

Disambiguation of "Wei, Gu-Yeon"

Author of the publication

copydeleteadd this publication to your clipboard
A Fully Integrated Battery-Powered System-on-Chip in 40-nm CMOS for Closed-Loop Control of Insect-Scale Pico-Aerial Vehicle.

, , , , , , , , , and . IEEE J. Solid State Circuits, 52 (9): 2374-2387 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wei Gu

Wei Gu

Sang-Chun Yeon

Yeon Ha

Wei Wei

 

Other publications of authors with the same name

A 16-nm SoC for Noise-Robust Speech and NLP Edge AI Inference With Bayesian Sound Source Separation and Attention-Based DNNs., , , , , , , , , and . IEEE J. Solid State Circuits, 58 (2): 569-581 (February 2023)Predicting Voltage Droops Using Recurring Program and Microarchitectural Event Activity., , , , , and . IEEE Micro, 30 (1): 110 (2010)Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability., , , and . IEEE Micro, 28 (1): 60-68 (2008)Helix: Making the Extraction of Thread-Level Parallelism Mainstream., , , , and . IEEE Micro, 32 (4): 8-18 (2012)Assisting High-Level Synthesis Improve SpMV Benchmark Through Dynamic Dependence Analysis., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (10): 1440-1444 (2018)Automating Design of Voltage Interpolation to Address Process Variations., , , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (3): 383-396 (2011)A Systematic Methodology for Analysis of Deep Learning Hardware and Software Platforms., , and . MLSys, mlsys.org, (2020)Ivory: Early-Stage Design Space Exploration Tool for Integrated Voltage Regulators., , , , , , , and . DAC, page 1:1-1:6. ACM, (2017)DNN Engine: A 28-nm Timing-Error Tolerant Sparse Deep Neural Network Processor for IoT Applications., , , and . IEEE J. Solid State Circuits, 53 (9): 2722-2731 (2018)A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance., , , and . IEEE J. Solid State Circuits, 43 (4): 855-863 (2008)