Author of the publication

8.4 A 0.33V/-40°C process/temperature closed-loop compensation SoC embedding all-digital clock multiplier and DC-DC converter exploiting FDSOI 28nm back-gate biasing.

, , , , , , , , , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

17.3 A reconfigurable dual-port memory with error detection and correction in 28nm FDSOI., , , , , and . ISSCC, page 310-312. IEEE, (2016)A Self-Tuning IoT Processor Using Leakage-Ratio Measurement for Energy-Optimal Operation., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 55 (1): 87-97 (2020)An Adaptive Body-Biaslna SoC Using in Situ Slack Monitoring for Runtime Replica Calibration., , , , , , , , , and . VLSI Circuits, page 63-64. IEEE, (2018)All-digital SoC thermal sensor using on-chip high order temperature curvature correction., , , , , and . CICC, page 1-4. IEEE, (2015)Quantum Circuit Simulation with Fast Tensor Decision Diagram., , , , , and . CoRR, (2024)The Missing Pieces of Open Design Enablement: A Recent History of Google Efforts : lnvited Paper., and . ICCAD, page 112:1-112:8. IEEE, (2020)A 6.4pJ/Cycle Self-Tuning Cortex-M0 IoT Processor Based on Leakage-Ratio Measurement for Energy-Optimal Operation Across Wide-Range PVT Variation., , , , , , , , , and 3 other author(s). ISSCC, page 314-315. IEEE, (2019)A 4 + 2T SRAM for Searching and In-Memory Computing With 0.3-V VDDmin., , , , , , , , , and . IEEE J. Solid State Circuits, 53 (4): 1006-1015 (2018)ConSmax: Hardware-Friendly Alternative Softmax with Learnable Parameters., , , , , , , , , and . CoRR, (2024)Bridging Academic Open-Source EDA to Real-World Usability., , , , and . ICCAD, page 111:1-111:7. IEEE, (2020)