( en | de | ru )

 

Disambiguation of "Xie, Changsheng"

Author of the publication

copydeleteadd this publication to your clipboard
OptiMatch: Enabling an Optimal Match between Green Power and Various Workloads for Renewable-Energy Powered Storage Systems.

, , , , , and . ICPP, page 211-220. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Changsheng Liu

Changsheng Huang

Changsheng Zhao

Jian Xie

Yangpei Xie

 

Other publications of authors with the same name

Optimizing Erasure-Coded Data Archival for Replica-Based Storage Clusters., , , , and . Comput. J., 62 (2): 247-262 (2019)Alert-and-transfer: an evolutionary architecture for SSD-based storage systems., , , and . CODES+ISSS, page 5:1-5:2. ACM, (2017)A Framework for Enterprise Information Systems., and . HCI (8), volume 4557 of Lecture Notes in Computer Science, page 227-236. Springer, (2007)iNASC: A iSCSI-Based NAS Storage Cluster., , and . GCC Workshops, volume 3252 of Lecture Notes in Computer Science, page 195-202. Springer, (2004)Building Efficient Key-Value Stores via a Lightweight Compaction Tree., , , , , and . ACM Trans. Storage, 13 (4): 29:1-29:28 (2017)$S^2$-RAID: Parallel RAID Architecture for Fast Data Recovery., , , and . IEEE Trans. Parallel Distributed Syst., 25 (6): 1638-1647 (2014)Exploiting Pipelined Encoding Process to Boost Erasure-Coded Data Archival., , , , , and . IEEE Trans. Parallel Distributed Syst., 26 (11): 2984-2996 (2015)A New Parity-Based Migration Method to Expand RAID-5., , , and . IEEE Trans. Parallel Distributed Syst., 25 (8): 1945-1954 (2014)Pair-Bit Errors Aware LDPC Decoding in MLC NAND Flash Memory., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (12): 2312-2320 (2019)Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (4): 909-921 (2020)