Author of the publication

A Unified Scheduling Approach for Power and Resource Optimization With Multiple Vdd or/and Vth in High-Level Synthesis.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (12): 2030-2043 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Primal-dual method based simultaneous functional unit and register binding., , , , and . ASICON, page 1-4. IEEE, (2015)A Unified Scheduling Approach for Power and Resource Optimization With Multiple Vdd or/and Vth in High-Level Synthesis., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (12): 2030-2043 (2017)Research on Innovative Trim Method for Tiltrotor Aircraft Take-Off Based on Genetic Algorithm., , , , and . J. Sensors, (2020)On-FPGA Training with Ultra Memory Reduction: A Low-Precision Tensor Method., , , , and . CoRR, (2021)Program-to-Circuit: Exploiting GNNs for Program Representation and Circuit Translation., , , , and . CoRR, (2021)Hybrid Graph Models for Logic Optimization via Spatio-Temporal Information., , , and . CoRR, (2022)A Bi-Directional Co-Design Approach to Enable Deep Learning on IoT Devices., , , , , , and . CoRR, (2019)Extensible and Efficient Proxy for Neural Architecture Search., , , , , and . ICCV, page 6176-6187. IEEE, (2023)Hardware/Software Co-design for Machine Learning Accelerators., and . FCCM, page 233-235. IEEE, (2023)INR-Arch: A Dataflow Architecture and Compiler for Arbitrary-Order Gradient Computations in Implicit Neural Representation Processing., , , , , and . ICCAD, page 1-9. IEEE, (2023)