Author of the publication

Low-complexity face recognition using contour-based binary descriptor.

, and . IET Image Processing, 11 (12): 1179-1187 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

EfficientNet-eLite: Extremely Lightweight and Efficient CNN Models for Edge Devices by Network Candidate Search., , and . CoRR, (2020)BiTA/SWCE: Image Enhancement With Bilateral Tone Adjustment and Saliency Weighted Contrast Enhancement., , and . IEEE Trans. Circuits Syst. Video Techn., 21 (3): 360-364 (2011)Accelerating AdaBoost algorithm using GPU for multi-object recognition., , , and . ISCAS, page 738-741. IEEE, (2015)Assessing automotive functional safety microprocessor with ISO 26262 hardware requirements., , , , and . VLSI-DAT, page 1-4. IEEE, (2014)A 10-Gb/s Low Jitter Single-Loop Clock and Data Recovery Circuit With Rotational Phase Frequency Detector., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (11): 3278-3287 (2014)A 0.64 mm 2 Real-Time Cascade Face Detection Design Based on Reduced Two-Field Extraction., , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (11): 1937-1948 (2011)An 8 × 8 20 Gbps Reconfigurable Load Balanced TDM Switch IC for High-Speed Networking., , , , , , , , , and 2 other author(s). J. Signal Process. Syst., 66 (1): 57-73 (2012)Single image super-resolution using hybrid patch search and local self-similarity., and . ISCAS, page 1-4. IEEE, (2017)A 100MHz hardware-efficient boost cascaded face detection design., , and . ICIP, page 3237-3240. IEEE, (2009)Block-Based Gradient Domain High Dynamic Range Compression Design for Real-Time Applications., , , , and . ICIP (3), page 561-564. IEEE, (2007)