Author of the publication

Analyzing Hybrid Transactional Memory Performance Using Intel SDE.

, , and . CLUSTER, page 627-628. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

MetaStrider: Architectures for Scalable Memory-centric Reduction of Sparse Data Streams., , , , , and . TACO, 16 (4): 35:1-35:26 (2020)Compiler-Directed Functional Unit Shutdown for Microarchitecture Power Optimization., , and . IPCCC, page 372-379. IEEE Computer Society, (2007)An Idealistic Neuro-PPM Branch Predictor., , , , and . J. Instruction-Level Parallelism, (2007)A statistical performance model of the opteron processor., , and . SIGMETRICS Perform. Evaluation Rev., 38 (4): 75-80 (2011)StAdHyTM: A Statically Adaptive Hybrid Transactional Memory: A scalability study on large parallel graphs., , and . CCWC, page 1-7. IEEE, (2017)Exploring Chapel Productivity Using Some Graph Algorithms., , , , , and . IPDPS Workshops, page 672. IEEE, (2020)Superstrider associative array architecture: Approved for unlimited unclassified release: SAND2017-7089 C., , , and . HPEC, page 1-7. IEEE, (2017)Extending Moore's Law via Computationally Error-Tolerant Computing., , , , , , and . TACO, 15 (1): 8:1-8:27 (2018)Toward reducing processor simulation time via dynamic reduction of microarchitecture complexity., , and . SIGMETRICS, page 252-253. ACM, (2002)DyAdHyTM: A Low Overhead Dynamically Adaptive Hybrid Transactional Memory on Big Data Graphs., , and . CoRR, (2017)