( en | de | ru )

 

Disambiguation of "Suzuoki, Masakazu"

Author of the publication

copydeleteadd this publication to your clipboard
Vector Unit Architecture for Emotion Synthesis.

, , , , , , , , , , , , , and . IEEE Micro, 20 (2): 40-47 (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gregorius-Masakazu Inugai

 

Other publications of authors with the same name

The design methodology and implementation of a first-generation CELL processor: a multi-core SoC., , , , , , , , , and 8 other author(s). CICC, page 45-49. IEEE, (2005)2.44-GFLOPS 300-MHz floating-point vector-processing unit for high-performance 3D graphics computing., , , , , , , , , and . IEEE J. Solid State Circuits, 35 (7): 1025-1033 (2000)Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor., , , , , , , , , and 14 other author(s). IEEE J. Solid State Circuits, 41 (1): 179-196 (2006)Importance of CAD tools and methodology in high speed CPU design: invited talk., , , , , and . ASP-DAC, page 631-634. ACM, (2000)Vector Unit Architecture for Emotion Synthesis., , , , , , , , , and 4 other author(s). IEEE Micro, 20 (2): 40-47 (2000)Designing and programming the emotion engine., and . IEEE Micro, 19 (6): 20-28 (1999)A microprocessor with a 128-bit CPU, ten floating-point MAC's, four floating-point dividers, and an MPEG-2 decoder., , , , , , , , , and 12 other author(s). IEEE J. Solid State Circuits, 34 (11): 1608-1618 (1999)CPU for PlayStation 2., , , , , and . DATE, page 696. IEEE Computer Society, (2001)