Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Clocked CMOS adiabatic logic with integrated single-phase power-clock supply.

D. Maksimovic, V. Oklobdzija, B. Nikolic, and K. Current. IEEE Trans. Very Large Scale Integr. Syst., 8 (4): 460-463 (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vojin ivojnovi

Krunoslav Vojinovi

Vojin Drenovac

Vojin Smodlaka

Giuseppe G G Manzardo

Other publications of authors with the same name

Methodology for Energy-Efficient Digital Circuit Sizing: Important Issues and Design Limitations.B. Zeydel, and V. Oklobdzija. PATMOS, volume 4148 of Lecture Notes in Computer Science, page 127-136. Springer, (2006)Energy-Delay Space Analysis for Clocked Storage Elements Under Process Variations.C. Giacomotto, N. Nedovic, and V. Oklobdzija. PATMOS, volume 4148 of Lecture Notes in Computer Science, page 360-369. Springer, (2006)Computing at the ultimate low-energy limits.V. Oklobdzija. SBCCI, page 1. ACM, (2010)An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis.V. Oklobdzija. IEEE Trans. Very Large Scale Integr. Syst., 2 (1): 124-128 (1994)Dual-edge triggered storage elements and clocking strategy for low-power systems.N. Nedovic, and V. Oklobdzija. IEEE Trans. Very Large Scale Integr. Syst., 13 (5): 577-590 (2005)Clocking and clocked storage elements in a multi-gigahertz environment.V. Oklobdzija. IBM J. Res. Dev., 47 (5-6): 567-584 (2003)Introduction.V. Oklobdzija, and B. Wei. VLSI Signal Processing, 3 (4): 263 (1991)Dynamic Flip-Flop with Improved Power.N. Nedovic, and V. Oklobdzija. ICCD, page 323-326. IEEE Computer Society, (2000)Energy-Delay Estimation Technique for High-Performance Microprocessor VLSI Adders.V. Oklobdzija, B. Zeydel, H. Dao, S. Mathew, and R. Krishnamurthy. IEEE Symposium on Computer Arithmetic, page 272-279. IEEE Computer Society, (2003)Minimizing Energy by Achieving Optimal Sparseness in Parallel Adders.M. Aktan, D. Baran, and V. Oklobdzija. ARITH, page 10-17. IEEE, (2015)

BibSonomy

Disambiguation of "Oklobdzija, Vojin G."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Clocked CMOS adiabatic logic with integrated single-phase power-clock supply.

Please choose a person to relate this publication to

Vojin ivojnovi

Krunoslav Vojinovi

Vojin Drenovac

Vojin Smodlaka

Giuseppe G G Manzardo

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Oklobdzija, Vojin G."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Clocked CMOS adiabatic logic with integrated single-phase power-clock supply.

Please choose a person to relate this publication to

Vojin ivojnovi

Krunoslav Vojinovi

Vojin Drenovac

Vojin Smodlaka

Giuseppe G G Manzardo

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Clocked CMOS adiabatic logic with integrated single-phase power-clock supply.