( en | de | ru )

 

Disambiguation of "Raghavan, Praveen"

Author of the publication

copydeleteadd this publication to your clipboard
Exploiting finite precision information to guide data-flow mapping.

, , , , and . DAC, page 248-253. ACM, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Raghavan Vallur

Praveen Konidala

Paurush Praveen

Sarada Raghavan

Raghavan Chinnadurai

 

Other publications of authors with the same name

Dimensioning for power and performance under 10nm: The limits of FinFETs scaling., , , , , , , and . ICICDT, page 1-4. IEEE, (2015)Modeling FinFET metal gate stack resistance for 14nm node and beyond., , , , , , , , and . ICICDT, page 1-4. IEEE, (2015)Bias Temperature Instability analysis of FinFET based SRAM cells., , , , , , and . DATE, page 1-6. European Design and Automation Association, (2014)Resolving the memory bottleneck for single supply near-threshold computing., , , , , and . DATE, page 1-6. European Design and Automation Association, (2014)Low-leakage sub-threshold 9 T-SRAM cell in 14-nm FinFET technology., , , and . Int. J. Circuit Theory Appl., 45 (11): 1647-1659 (2017)Locality optimization in a compiler for wireless applications., , , , , and . Des. Autom. Embed. Syst., 13 (1-2): 53-72 (2009)MILP-Based Optimization of 2-D Block Masks for Timing-Aware Dummy Segment Removal in Self-Aligned Multiple Patterning Layouts., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (7): 1075-1088 (2017)A Scalable MIMO Detector Processor With Near-ASIC Energy Efficiency., , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (10): 1973-1986 (2015)System Level Comparison of 3D Integration Technologies for Future Mobile MPSoC Platform., , , , , , and . IEEE Embed. Syst. Lett., 6 (4): 85-88 (2014)Comparison of NBTI aging on adder architectures and ring oscillators in the downscaling technology nodes., , , , , , , , , and 5 other author(s). Microprocess. Microsystems, 39 (8): 1039-1051 (2015)