( en | de | ru )

 

Disambiguation of "Lee, Peter"

Author of the publication

copydeleteadd this publication to your clipboard
The use of hybrid logarithmic arithmetic for root raised cosine matched filters in WCDMA downlink receivers.

, , , and . WCNC, page 596-600. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Peter Lee

Peter Lee

Xavier Lee Lee

Bongsoo Lee

The role of negative regulators in coordination of the Myxococcus xanthus developmental program. Uni Marburg, (2009)

Peter Lee Zimmer-Galler

 

Other publications of authors with the same name

A brief introduction to Pascal. The Second ACM SIGPLAN Conference on History of Programming Languages April 20 -- 23, 1993, Cambridge, United States, page 363--364. New~York, ACM, Association for Computing Machinery, (1993)Analysis of Time and Frequency Domain Performance of MFIR Filters., , and . ESA, page 323-329. CSREA Press, (2008)Cache Behavior of Combinator Graph Reduction., , and . ACM Trans. Program. Lang. Syst., 14 (2): 265-297 (1992)A Realistic Compiler Generator Based on High-Level Semantics., and . POPL, page 284-295. ACM Press, (1987)Model-Driven Construction of Certified Binaries., , , , and . MoDELS, volume 4735 of Lecture Notes in Computer Science, page 666-681. Springer, (2007)What Are We Trying to Prove? Reflections on Experiences with Proof-Carrying Code.. TACAS, volume 2619 of Lecture Notes in Computer Science, page 1. Springer, (2003)An Implementation of Parametrized Partial Evaluation., and . JTASPEFT/WSA, volume 74 of Series Bigre, page 82-89. Atelier Irisa, IRISA, Campus de Beaulieu, (1991)Multiplicative finite impulse response filters: implementations and applications using field programmable gate arrays., , and . IET Signal Process., 9 (5): 449-456 (2015)An Improved Two-Step Binary Logarithmic Converter for FPGAs., and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (5): 476-480 (2015)Two-stage logarithmic converter with reduced memory requirements., and . IET Comput. Digit. Tech., 8 (1): 23-29 (2014)