( en | de | ru )

 

Disambiguation of "Catthoor, Francky"

Author of the publication

copydeleteadd this publication to your clipboard
Reduction of Register File Delay Due to Process Variability in VLIW Embedded Processors.

, , , , , and . ISCAS, page 121-124. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Catthoor, Francky
add a person with the name Catthoor, Francky
 

Other publications of authors with the same name

Distributed Loop Controller for Multithreading in Unithreaded ILP Architectures., , , , and . IEEE Trans. Computers, 58 (3): 311-321 (2009)Understanding timing impact of BTI/RTN with massively threaded atomistic transient simulations., , , , and . ICICDT, page 1-4. IEEE, (2014)Accuracy of Quasi-Monte Carlo technique in failure probability estimations., , , , and . ICICDT, page 1-4. IEEE, (2016)Global Multimedia System Design Exploration Using Accurate Memory Organization Feedback., , , , and . DAC, page 327-332. ACM Press, (1999)Parametric and Functional Degradation Analysis of Complete 14-nm FinFET SRAM., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (6): 1308-1321 (2019)Formalized three-layer system-level model and reuse methodology for embedded data-dominated applications., , , and . IEEE Trans. Very Large Scale Integr. Syst., 8 (2): 207-216 (2000)Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning., , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (1): 117-127 (2009)Background memory area estimation for multidimensional signal processing systems., , and . IEEE Trans. Very Large Scale Integr. Syst., 3 (2): 157-172 (1995)Control flow optimization for fast system simulation and storage minimization., , , , and . EDAC-ETC-EUROASIC, page 20-24. IEEE Computer Society, (1994)ECG-based Heartbeat Classification in Neuromorphic Hardware., , , , , , and . IJCNN, page 1-8. IEEE, (2019)