Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Architecture, Simulation and Software Stack to Support Post-CMOS Accelerators: The ARCHYTAS Project., , , , , , , , , and 4 other author(s). ISVLSI, page 1-6. IEEE, (2025)A Precise Measurement Platform for LPDDR4 Memories., , , , , and . MEMSYS, page 17:1-17:8. ACM, (2023)Split'n'Cover: ISO 26262 Hardware Safety Analysis with SystemC., , , , , , and . Int. J. Parallel Program., 53 (3): 21 (June 2025)PIMSys: A Virtual Prototype for Processing in Memory, and . 21st International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems (ACACES25), Academia Press, Ghent, Belgium, (2025)A Formal Description of Communication Protocols Using Petri-Nets, , , , , and . 29th Workshop on Methods and Description Languages for Modelling and Verification of Circuits and Systems (MBMV), (2026)Autoformalizing Memory Device Specifications with Agents, , , , , , , , and . VerifAI-2: The Second Workshop on AI Verification in the Wild @ ICLR'26, (2026)Exploiting LPDDR6 Metadata to Cache Byte-Addressable Non-Volatile Main Memories., , and . CCMCC, page 1-7. IEEE, (2025)ScrubPIM: Exploiting PIM to Enable In-Memory Error Correction, , , and . Proceedings of the 2nd IEEE Cross-disciplinary Conference on Memory-Centric Computing (CCMCC), 2, (2026)Wear Leveling for Byte-Addressable NVM Leveraging a Dual-Stage Address Mapping, , , and . Design and Verification Conference and Exhibition (DVCon) Europe 2026, (2026)ARCADES: A RISC-V-Coupled Accelerator for Discrete Event Simulation., , , and . RAPIDO@HiPEAC, page 1-7. ACM, (2026)