( en | de | ru )

 

Disambiguation of "Calazans, Ney"

Author of the publication

copydeleteadd this publication to your clipboard
NoC Power Estimation at the RTL Abstraction Level.

, , , , and . ISVLSI, page 475-478. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Josef Ney

Robert Ney

Michael Ney

Verena Ney

Hans Ney

 

Other publications of authors with the same name

PaDReH: a framework for the design and implementation of dynamically and partially reconfigurable systems., , , and . SBCCI, page 10-15. ACM, (2004)Router architecture for high-performance NoCs., , and . SBCCI, page 111-116. ACM, (2007)H2A: A hardened asynchronous network on chip., , and . SBCCI, page 1-6. IEEE, (2013)Parity check for m-of-n delay insensitive codes., , and . IOLTS, page 157-162. IEEE, (2013)Triple Rail Logic Robustness against DPA., , , , , , and . ReConFig, page 415-420. IEEE Computer Society, (2008)A monitored NoC with runtime path adaptation., , , , and . ISCAS, page 1965-1968. IEEE, (2014)QoS in Networks-on-Chip - Beyond Priority and Circuit Switching Techniques., , and . VLSI-SoC (Selected Papers), volume 291 of IFIP, page 1-22. Springer, (2007)Lasio 3D NoC vertical links serialization: Evaluation of latency and buffer occupancy., , , , , and . SBCCI, page 1-6. IEEE, (2013)SPP-NIDS - A Sea of Processors Platform for Network Intrusion Detection Systems., , , , and . IEEE International Workshop on Rapid System Prototyping, page 27-33. IEEE Computer Society, (2007)Evaluation on FPGA of triple rail logic robustness against DPA and DEMA., , , , , and . DATE, page 634-639. IEEE, (2009)