( en | de | ru )

 

Disambiguation of "Kerry, S."

Author of the publication

copydeleteadd this publication to your clipboard
Fall-related risk factors and osteoporosis in women with rheumatoid arthritis.

, , , , , and . Rheumatology (Oxford), 43 (10): 1267--1271 (October 2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kerry Cheung

Kerry Brauer

Kerry Tedford

Kerry Rodden

Kerry Dunne

 

Other publications of authors with the same name

Fall-related risk factors and osteoporosis in women with rheumatoid arthritis., , , , , and . Rheumatology (Oxford), 43 (10): 1267--1271 (October 2004)Sample size for cluster randomized trials: effect of coefficient of variation of cluster size and analysis method, , and . Int J Epidemiol, 35 (5): 1292-1300 (October 2006)Bufferless broadcasting: a low power distributed circuit technique for broadcasting 10-Gb/s chip input signals.. IEEE J. Solid State Circuits, 32 (10): 1551-1555 (1997)Analysis of a trial randomised in clusters., and . BMJ (Clinical research ed.), 316 (7124): 54 (January 1998)2754<m:linebreak></m:linebreak>Dissenys de cluster.Self-monitoring of Blood Pressure in Patients With Hypertension-Related Multi-morbidity: Systematic Review and Individual Patient Data Meta-analysis, , , , , , , , , and 20 other author(s). Am J Hypertens, 33 (3): 243-251 (2020)Trials which randomize practices II: sample size., and . Family practice, 15 (1): 84-7 (February 1998)2751<m:linebreak></m:linebreak>Dissenys de cluster.A GaAs HBT 16×16 10-Gb/s/channel crosspoint switch.. IEEE J. Solid State Circuits, 32 (8): 1263-1268 (1997)FluoroSim: A Visual Problem-Solving Environment for Fluorescence Microscopy., , , , , and . VCBM, page 151-158. Eurographics Association, (2008)A joint gate sizing and buffer insertion method for optimizing delay and power in CMOS and BiCMOS combinational logic., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 17 (5): 419-434 (1998)A unified discrete gate sizing/cell library optimization method for design and analysis of delay minimized CMOS and BiCMOS circuits., and . EURO-DAC, page 42-47. IEEE Computer Society, (1994)