( en | de | ru )

 

Disambiguation of "Sadhu, Bodhisatwa"

Author of the publication

copydeleteadd this publication to your clipboard
A 28-GHz 32-Element TRX Phased-Array IC With Concurrent Dual-Polarized Operation and Orthogonal Phase and Gain Control for 5G Communications.

, , , , , , , , , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 52 (12): 3373-3391 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ayan Sadhu

Jhuma Sadhukan

Veera Bhadraiah Sadhu

 

Other publications of authors with the same name

A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 55 (6): 1516-1529 (2020)Session 14 Overview: mm-Wave Transceivers for Communication and Radar Wireless Subcommittee., , and . ISSCC, page 216-217. IEEE, (2021)Indirect performance sensing for on-chip analog self-healing via Bayesian model fusion., , , , , , , , , and 4 other author(s). CICC, page 1-4. IEEE, (2013)Circuit and antenna-in-package innovations for scaled mmWave 5G phased array modules., , , , , , , , and . CICC, page 1-8. IEEE, (2018)10.8 A 12-to-26GHz fractional-N PLL with dual continuous tuning LC-D/VCOs., , , , and . ISSCC, page 196-198. IEEE, (2016)Capacitor bank design for wide tuning range LC VCOs: 850MHz-7.1GHz (157%)., and . ISCAS, page 1975-1978. IEEE, (2010)A 52 GHz Frequency Synthesizer Featuring a 2nd Harmonic Extraction Technique That Preserves VCO Performance., , and . IEEE J. Solid State Circuits, 50 (5): 1214-1223 (2015)A 28-GHz 32-Element TRX Phased-Array IC With Concurrent Dual-Polarized Operation and Orthogonal Phase and Gain Control for 5G Communications., , , , , , , , , and 12 other author(s). IEEE J. Solid State Circuits, 52 (12): 3373-3391 (2017)A 24-30-GHz 256-Element Dual-Polarized 5G Phased Array Using Fast On-Chip Beam Calculators and Magnetoelectric Dipole Antennas., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 57 (12): 3599-3616 (2022)10.9 A 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a ΔΣ noise-cancellation scheme., , , , and . ISSCC, page 1-3. IEEE, (2015)