Novelics, a leading provider of system-on-chip (SoC) embedded memory intellectual property (IP), announced the availability of its one-transistor SRAM for 65-nanometer semiconductor design, the only SRAM-1T memory available to SoC designers in bulk CMOS using the standard silicon wafer process. Novelics’ coolSRAM-1T is designed to optimize memory-intensive applications in computing, networking, wireless, multimedia, graphics, automotive, consumer electronics products and more by:
* Shrinking the SoC embedded memory area up to 50 percent versus using industry-standard SRAM
* Lowering development time and costs through standard bulk CMOS that eliminates extra mask layers and special processing steps
* Reducing memory leakage power consumption by a factor of 10
* Offering the opportunity in many designs to reduce or eliminate off-chip memory systems, enabling dramatic savings in system cost and power consumption
M. Chu-Carroll, J. Wright, и A. Ying. AOSD '03: Proceedings of the 2nd international conference on Aspect-oriented software development, стр. 188--197. ACM Press, (2003)
G. Murphy, A. Lai, R. Walker, и M. Robillard. ICSE '01: Proceedings of the 23rd International Conference on Software Engineering, стр. 275--284. Washington, DC, USA, IEEE Computer Society, (2001)
T. Schattkowsky. DATE '05: Proceedings of the conference on Design, Automation and Test in Europe, стр. 832--833. Washington, DC, USA, IEEE Computer Society, (2005)
M. Ekstrand, M. Ludwig, J. Konstan, и J. Riedl. Proceedings of the Fifth ACM Conference on Recommender Systems, стр. 133--140. New York, NY, USA, ACM, (2011)
R. B. K. Mishra, Sandhya Save. том 6 из 2, 1133 Broadway,Suite 706,New York,NY10010,USA, Institute of Doctors Engineers and scientist(IDES), The Association of Copmuter Electronics and Electrical Engineers, (ноября 2011)