Eben gives you a crash course in how modern processors work to explain why Raspberry Pi is unaffected by the Spectre and Meltdown security vulnerabilities.
In this tutorial you will learn everything you need to know about cache memory in an easy to follow language. The cache memory is the hig-speed memory insite the CPU.
E. Berger, S. Stern, and J. Pizzorno. 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI 23), Boston, MA, USENIX Association, (July 2023)
H. Zhang, and H. Hoffmann. Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS '16, Atlanta, GA, USA, April 2-6, 2016, page 545--559. (2016)
H. Kim, I. El Hajj, J. Stratton, S. Lumetta, and W. Hwu. Proceedings of the 13th Annual IEEE/ACM International
Symposium on Code Generation and Optimization, page 257--268. Washington, DC, USA, IEEE Computer Society, (2015)
J. Lee, K. Patel, N. Nigania, H. Kim, and H. Kim. Parallel and Distributed Processing Symposium Workshops PhD
Forum (IPDPSW), 2013 IEEE 27th International, page 1177--1185. (May 2013)
J. Shen, J. Fang, H. Sips, and A. Varbanescu. Parallel Processing Workshops (ICPPW), 2012 41st International
Conference on, page 116--125. ieeexplore.ieee.org, (2012)
C. Hong, D. Chen, W. Chen, W. Zheng, and H. Lin. Proceedings of the 19th International Conference on Parallel
Architectures and Compilation Techniques, page 217--226. New York, NY, USA, ACM, (2010)