Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/isscc/RichardSBDDBVBU10
%A Richard, Olivier
%A Siligaris, Alexandre
%A Badets, Franck
%A Dehos, Cedric
%A Dufis, Cedric
%A Busson, Pierre
%A Vincent, Pierre
%A Belot, Didier
%A Urard, Pascal
%B ISSCC
%D 2010
%I IEEE
%K dblp
%P 252-253
%T A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD applications.
%U http://dblp.uni-trier.de/db/conf/isscc/isscc2010.html#RichardSBDDBVBU10
%@ 978-1-4244-6033-5
@inproceedings{conf/isscc/RichardSBDDBVBU10,
added-at = {2023-09-30T00:00:00.000+0200},
author = {Richard, Olivier and Siligaris, Alexandre and Badets, Franck and Dehos, Cedric and Dufis, Cedric and Busson, Pierre and Vincent, Pierre and Belot, Didier and Urard, Pascal},
biburl = {https://www.bibsonomy.org/bibtex/218c4f9716402bdc97a37d45404428894/dblp},
booktitle = {ISSCC},
crossref = {conf/isscc/2010},
ee = {https://doi.org/10.1109/ISSCC.2010.5433941},
interhash = {0550ecd40db4cba81f744d006aa27668},
intrahash = {18c4f9716402bdc97a37d45404428894},
isbn = {978-1-4244-6033-5},
keywords = {dblp},
pages = {252-253},
publisher = {IEEE},
timestamp = {2024-04-10T11:03:15.000+0200},
title = {A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD applications.},
url = {http://dblp.uni-trier.de/db/conf/isscc/isscc2010.html#RichardSBDDBVBU10},
year = 2010
}