Inproceedings,

A practical load-optimized VCO design for low-jitter 5 V 500 MHz digital phase-locked loop.

, , and .
ISCAS (2), page 528-531. IEEE, (1999)

Meta data

Tags

Users

  • @dblp

Comments and Reviews