Inproceedings,

Logic Architecture and VDD Selection for Reducing the Impact of Intra-die Random VT Variations on Timing.

, , and .
PATMOS, volume 6448 of Lecture Notes in Computer Science, page 170-179. Springer, (2010)

Meta data

Tags

Users

  • @dblp

Comments and Reviews