@dblp

An 18.2μW 101.1dB DR Fully-Dynamic ΔΣ ADC with Partially-Feedback Noise-Shaping Quantizer and CLS-Embedded Two-Stage FIAs.

, , , and . ESSCIRC, page 393-396. IEEE, (2023)

Links and resources

Tags