This paper proposes an analytical model to assess Reliability Factor of an NoC based System-on-Chip design. Reliability Factor is the probability that faults in the NoC infrastructure can be recovered without any effect on system functionality. The proposed method classifies switch faults of an NoC according to their impact on system functionality. Based on this classification, the contribution of each transient fault lowering the reliability of the NoC is calculated. This model can be used to decide which fault tolerant techniques cause more improvement on system reliability.
Описание
IEEE Xplore - An Analytical Model for Reliability Evaluation of NoC Architectures
%0 Conference Paper
%1 dalirsani2007
%A Dalirsani, A.
%A Hosseinabady, M.
%A Navabi, Z.
%B On-Line Testing Symposium, 2007. IOLTS 07. 13th IEEE International
%D 2007
%K fault noc reliability tolerant
%P 49-56
%R 10.1109/IOLTS.2007.13
%T An Analytical Model for Reliability Evaluation of NoC Architectures
%U http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4274820
%X This paper proposes an analytical model to assess Reliability Factor of an NoC based System-on-Chip design. Reliability Factor is the probability that faults in the NoC infrastructure can be recovered without any effect on system functionality. The proposed method classifies switch faults of an NoC according to their impact on system functionality. Based on this classification, the contribution of each transient fault lowering the reliability of the NoC is calculated. This model can be used to decide which fault tolerant techniques cause more improvement on system reliability.
@inproceedings{dalirsani2007,
abstract = {This paper proposes an analytical model to assess Reliability Factor of an NoC based System-on-Chip design. Reliability Factor is the probability that faults in the NoC infrastructure can be recovered without any effect on system functionality. The proposed method classifies switch faults of an NoC according to their impact on system functionality. Based on this classification, the contribution of each transient fault lowering the reliability of the NoC is calculated. This model can be used to decide which fault tolerant techniques cause more improvement on system reliability.},
added-at = {2013-09-26T16:33:07.000+0200},
author = {Dalirsani, A. and Hosseinabady, M. and Navabi, Z.},
biburl = {https://www.bibsonomy.org/bibtex/29b7405cc74bf75bde484d2e1fac7d95b/eberle18},
booktitle = {On-Line Testing Symposium, 2007. IOLTS 07. 13th IEEE International},
description = {IEEE Xplore - An Analytical Model for Reliability Evaluation of NoC Architectures},
doi = {10.1109/IOLTS.2007.13},
interhash = {1423e973e6177e47c44183ccfc9c2b7d},
intrahash = {9b7405cc74bf75bde484d2e1fac7d95b},
keywords = {fault noc reliability tolerant},
pages = {49-56},
timestamp = {2013-09-26T16:33:07.000+0200},
title = {An Analytical Model for Reliability Evaluation of NoC Architectures},
url = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4274820},
year = 2007
}