Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/iscas/WuZDCCSUM13
%A Wu, Wen-Lan
%A Zhu, Yan
%A Ding, Li
%A Chan, Chi-Hang
%A Chio, U. Fat
%A Sin, Sai-Weng
%A U., Seng-Pan
%A Martins, Rui Paulo
%B ISCAS
%D 2013
%I IEEE
%K dblp
%P 2239-2242
%T A 0.6V 8b 100MS/s SAR ADC with minimized DAC capacitance and switching energy in 65nm CMOS.
%U http://dblp.uni-trier.de/db/conf/iscas/iscas2013.html#WuZDCCSUM13
%@ 978-1-4673-5760-9
@inproceedings{conf/iscas/WuZDCCSUM13,
added-at = {2020-12-29T00:00:00.000+0100},
author = {Wu, Wen-Lan and Zhu, Yan and Ding, Li and Chan, Chi-Hang and Chio, U. Fat and Sin, Sai-Weng and U., Seng-Pan and Martins, Rui Paulo},
biburl = {https://www.bibsonomy.org/bibtex/282b2b6344e77d1d201971678d4124ce6/dblp},
booktitle = {ISCAS},
crossref = {conf/iscas/2013},
ee = {https://doi.org/10.1109/ISCAS.2013.6572322},
interhash = {16529d580c6afb01a7b8fc8b0d0cc92d},
intrahash = {82b2b6344e77d1d201971678d4124ce6},
isbn = {978-1-4673-5760-9},
keywords = {dblp},
pages = {2239-2242},
publisher = {IEEE},
timestamp = {2024-04-10T17:47:08.000+0200},
title = {A 0.6V 8b 100MS/s SAR ADC with minimized DAC capacitance and switching energy in 65nm CMOS.},
url = {http://dblp.uni-trier.de/db/conf/iscas/iscas2013.html#WuZDCCSUM13},
year = 2013
}